Clik here to view.
JEDEC UFS 4.0 for Highest Flash Performance
Speed increase requirements keep on flowing by in all the domains surrounding us. The same applies to memory storage too. Earlier mobile devices used eMMC based flash storage, which was a significantly...
View ArticleClik here to view.
Achieve 80% Less Late-Stage RTL Changes and Early RTL Bug Detection
It has become challenging to ensure that the designs are complete, correct, and adhere to necessary coding rules before handing them off for RTL verification and implementation. RTL Designer Signoff...
View ArticleClik here to view.
Flash Toggle NAND 4.0 in a Nutshell
NAND Flash memory is now a widely accepted non-volatile memory in many application areas for data storage such as digital cameras, USB drive, SSD and smartphones. One form of NAND flash memory, Toggle...
View ArticleClik here to view.
TSN-PTP: A Real-Time Network Clock Synchronizing Protocol
In a network containing multiple nodes, the need for synchronization between the various nodes is not just instrumental but also a complicated and highly complex process. This process becomes even more...
View ArticleClik here to view.
USB4 Interoperability with Thunderbolt™︎ 3 (TBT3) Systems
One of the key goals for USB4 is to retain compatibility with the existing ecosystem of USB3.2, USB 2.0 and Thunderbolt products, and the resulting connection scales to the best mutual capability of...
View ArticleClik here to view.
5X “Time Warp” in Your Next Verification Cycle Using Xcelium Machine Learning
Artificial intelligence (AI) is everywhere. Machine learning (ML) and its associated inference abilities promise to revolutionize everything from driving your car to making your breakfast. Verification...
View ArticleClik here to view.
Cadence in Collaboration with Arm Ensures the Software Just Works
The increase in compute and data-intensive applications and the need for lower power consumption have resulted in a rapidly growing number of Arm-based devices in various market segments; this requires...
View ArticleClik here to view.
Jasper C2RTL App for Datapath Verification
Ensuring that the RTL designs correctly implement the C++ algorithmic intent in every circumstance is difficult to achieve with conventional verification. Learn more how Jasper C2RTL App helps to...
View ArticleClik here to view.
Xcelium PowerPlayBack App and Dynamic Power Analysis
Learn how Xcelium PowerPlayback App enables the massively parallel Xcelium replay of waveforms for glitch-accurate power estimation of multi-billion gate SoC designs.(read more)
View ArticleClik here to view.
Stay Ahead of Competition with Real-Time Cross-Team Collaborations
To stay ahead in competition in chip design real-time collaborations ensure traceability, speedy innovations at reduced the cost.(read more)
View ArticleClik here to view.
Coalesce Xcelium Apps to Maximize Performance by 10X and Catch More Bugs
Xcelium Simulator has been in the industry for years and is the leading high-performance simulation platform. As designs are getting more and more complex and verification is taking longer than ever,...
View ArticleClik here to view.
Moving Beyond EDA: The Intelligent System Design Strategy
The rising customer expectations, intermingling fields and high performance needs can be satisfied with the system based design. An intelligent Systems Design strategy can offer a quicker route to an...
View ArticleClik here to view.
Struggling with Coverage Convergence – Give your Verification Wings with...
Functional verification consumes more than 70% of the labor invested in today’s SoC designs. Yet, even with such a large investment in verification, there’s more risk of functional failure at tape out...
View ArticleClik here to view.
USB4 Version 2.0 Announced
USB Promoter Group has announced the pending release of the USB4® Version 2.0 specification, which will enable up to 80 Gbps operation over the USB Type-C® cable and connector.As per this announcement,...
View ArticleClik here to view.
Importance of MDIO Interface for Ethernet.
Media Independent Interface Management (MIIM), or Management Data Input/Output (MDIO), is a serial bus protocol and is used for the IEEE 802.3 Ethernet standard and Media Independent Interface (MII)....
View ArticleClik here to view.
Unraveling PCIe 6.0 FLIT Mode Challenges
The PCIe 6.0 Specification released in 2021 doubles the performance to 64GT/s transfer rate with PAM4(Pulse Amplitude Modulation with 4 levels) modulation and uses FLIT (Flow Control Unit) as the unit...
View ArticleClik here to view.
Unraveling PCIe 6.0 Training Sequences Update and Verification Challenges
The PCIe 6.0 Specification released in 2021 doubles the performance to 64GT/s transfer rate with PAM4(Pulse Amplitude Modulation with 4 levels) modulation and uses FLIT (Flow Control Unit) as the unit...
View ArticleClik here to view.
Unraveling New Introduced PCIe 6.0 L0p
The PCIe 6.0 Specification released in 2021 doubles the performance to 64GT/s transfer rate with PAM4(Pulse Amplitude Modulation with 4 levels) modulation and uses FLIT (Flow Control Unit) as the unit...
View ArticleClik here to view.
CXL 3.0 Scales the Future Data Center
CXL is emerging as the industry focal point for coherent I/O with Open CAPI and Gen-Z transfer specification and assets to CXL Consortium. In August, the next full version of the CXL 3.0 standard was...
View ArticleClik here to view.
Leveraging the PCIe for CXL Mode Link Up Using Alternate Protocol Negotiation...
An Alternate Protocol negotiation (APN) can be understood as a non-PCIe protocol that makes use of the PCIe PHY layer. It may be chosen to run the PCIe protocol in addition to one or multiple alternate...
View Article