Clik here to view.
Improving Tests Efficiency using Coverage Callback (part 2)
In recent blogs - specman-callback-coverage-api and improving-tests-efficiency-using-coverage-callback - we shared some ideas about how to employ the new Coverage Callback API for increasing the tests...
View ArticleClik here to view.
Troubleshooting Xcelium Errors/Warnings with xmhelp/xmbrowse and Cadence...
I joined Cadence in July 2000 and was immediately put on a three-month training to learn and understand the simulator tools. There were formal training sessions, and I had a mentor who I could ask all...
View ArticleClik here to view.
Tales from DAC: A Meeting of Security's Heroes at the Accellera Luncheon...
Welcome back to this account of the IP Security Panel at the Accellera Luncheon at DAC 2019. We’ve covered who’s seated on the panel and the moderator’s questions in the last installment (link to first...
View ArticleClik here to view.
Tales from DAC: Cadence, AI, and You
Complexity is driving the urgency for advanced artificial intelligence systems more than ever—and that means someone has to supply the tools to create those systems. Cadence is up to the task: we’ve...
View ArticleClik here to view.
Tales from DAC: Semiconductor Design in MY Cloud? It's More Likely Than You...
Everyone keeps talking about “the cloud” this and “the cloud” that these days—but you’re a semiconductor designer. Everyone keeps saying “the cloud” is revolutionizing all aspects of electronics...
View ArticleClik here to view.
Tales from DAC: Altair's HERO Is Your Hero
Emulators are great. They vastly speed up verification to the point where it’s hard to imagine life without them; as designs grow in complexity, simple simulation can’t keep up for the biggest designs....
View ArticleClik here to view.
Automotive Security in the World of Tomorrow - Part 1 of 2
Autonomous vehicles are coming. In a statistic from the U.S. Department of Transportation, about 37,000 people died in car accidents in the United States in 2018. Having safe, fully automatic vehicles...
View ArticleClik here to view.
The Best Way to Learn SystemVerilog Accelerated Verification with UVM –...
UVM is a heavily used, standard, proven, easy-to-use, automated verification methodology in our current industry. With the growing use of UVM methodology, engineers need to have an in-depth knowledge....
View ArticleClik here to view.
Xcelium ML: The Next Big Thing in Regression
Looking for that extra kick in your regression performance? Cadence’s Xcelium Logic Simulator has a new feature just for you. Harnessing the power of machine learning, which is one of the areas of...
View ArticleClik here to view.
Mellanox's Tips and Tricks for Maximizing Your Palladium Unit
Looking to learn more about the best practices for emulating today’s billion-gate-plus designs? Rest assured—we’ve got you covered. Cadence has been partnered with Nvidia Mellanox for years, helping...
View ArticleClik here to view.
A Specman/e Syntax for Sublime Text 3
We're happy to have guest blogger Thorsten Dworzak, Principal Consultant at Verilab GmbH, describe how he added Specman/e syntax to Sublime Text 3:According to the 2018 StackOverflow Developer Survey,...
View ArticleClik here to view.
Mellanox's Tips and Tricks for Maximizing Your Palladium Unit
Looking to learn more about the best practices for emulating today’s billion-gate-plus designs? Rest assured—we’ve got you covered. Cadence has been partnered with Nvidia Mellanox for years, helping...
View ArticleClik here to view.
Cadence is Arm-and-Arm With Arm: Fast Models for Fast Prototyping
If you’re not familiar with the Arm/Cadence collaboration, you’ve been missing out. Arm has been using Cadence’s virtual system platform—Palladium® Z1 for emulation and Protium S1 for prototyping—for...
View ArticleClik here to view.
JasperGold FPV: Asynchronous Designs? No Problem!
Asynchronous designs happen. They’re not particularly easy to verify, but sometimes they’re necessary. If you don’t have a system clock, or if you have controllers that operate at a high speed with low...
View ArticleClik here to view.
Renesas Sees Success With the Full System Solution
If you’re looking for an example of how well the Cadence flow fits together, look no further than Renesas and their experience using the Cadence System Testbench Generator and System Performance...
View ArticleClik here to view.
Ouch that’s Hot! Register Access Heatmap
We’re proud to see that many expert verification teams exploit the powers of UVM vr_ad, in implementing intricate verification environments in e. The vr_ad is an open source package, part of UVM-e. It...
View ArticleClik here to view.
Have You Ever Wanted to Learn Specman/e and Did Not Know How?
As a verification engineer, you want your toolbox to be varied and rich. It looks trivial, but if we really ask ourselves why, there are several reasons. First, when you look for your next exciting...
View ArticleClik here to view.
Training Insights - Still Relying on Static-Only CDC Signoff? Introducing the...
RTL designers are creating increasingly complex designs, and are under relentless pressure to provide assurance that the designs are complete and correct, before handing off the designs for RTL...
View ArticleClik here to view.
Xcelium Provides 3X Performance Increase for StreamDSP's FPGA-Based Defense IP
The FPGA market is rapidly growing in the traditional Aero-Defense sector as well as in the emerging sectors like Automotive and IoT. FPGA design is considered relatively simple compared to the...
View ArticleClik here to view.
Specman’s Callback Coverage API
Our customers’ tests have become more complex, longer, and consume more resources than before. This increases the need to optimize the regression while not compromising on coverage.Some advanced...
View Article